Espressif Systems /ESP32-C3 /TIMG0 /REGCLK

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as REGCLK

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (WDT_CLK_IS_ACTIVE)WDT_CLK_IS_ACTIVE 0 (TIMER_CLK_IS_ACTIVE)TIMER_CLK_IS_ACTIVE 0 (CLK_EN)CLK_EN

Description

TIMG_REGCLK_REG.

Fields

WDT_CLK_IS_ACTIVE

reg_wdt_clk_is_active.

TIMER_CLK_IS_ACTIVE

reg_timer_clk_is_active.

CLK_EN

reg_clk_en.

Links

() ()